

INTEGRATED CIRCUITS WITH PARALLEL SELF-TESTING

Abstract of Disclosure

An integrated circuit having a BIST control unit for testing a plurality of memory banks simultaneously is described. The BIST control unit is coupled to a plurality of comparator units. In one embodiment, a comparator unit is coupled to a memory bank to facilitate parallel testing.